

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8

	INITIAL STATE	PROGRAM STATE 1	PROGRAM STATE 2	NON-PROGRAM STATE
PRC1(R1)	Rmin	Rmin	Rmax	(SAME AS INITIAL STATE)
PRC2(R2)	Rmin	Rmax	Rmin	(SAME AS INITIAL STATE)
OUTPUT ϕa	"L"	"H"	"H"	(SAME AS INITIAL STATE)
OUTPUT ϕb	"H"	"L"	"H"	(SAME AS INITIAL STATE)

FIG.9A

PROGRAM DATA READ OPERATION (INITIAL STATE: NON-PROGRAM STATE)




FIG.9B

PROGRAM DATA WRITE OPERATION





FIG.9C

PROGRAM DATA READ OPERATION (PROGRAM STATE)






FIG.11A





FIG. 11B






FIG.12

FIG.13

	INITIAL STATE	PROGRAM STATE 1	PROGRAM STATE 2	NON-PROGRAM STATE
PDj	—	"L"	"H"	—
PRG	—	"H"	"H"	"L"
PRC1(R1)	Rmin	Rmin	Rmax	(SAME AS INITIAL STATE)
PRC2(R2)	Rmin	Rmax	Rmin	(SAME AS INITIAL STATE)
OUTPUT ϕ a	"L"	"H"	"H"	(SAME AS INITIAL STATE)
OUTPUT ϕ b	"H"	"L"	"H"	(SAME AS INITIAL STATE)

FIG.14




FIG.15




FIG.16





FIG.17



[illegible]

FIG.19




Figure 1 illustrates a memory array structure and its circuitry. The top portion shows a cross-sectional view of a memory cell array. It features a word line (WWL) and a bit line (BL) intersecting at a magnetic tunnel junction (TMR) element. The TMR element is composed of a magnetic layer (MC) and a non-magnetic layer (NM). The current flow is indicated by I_p and $\pm I_w$. The bottom portion shows a circuit diagram of the memory array. It includes a precharge circuit (PRG) and a sense amplifier (SA). The PRG circuit consists of a PMOS transistor (150) and an NMOS transistor (152) connected to a word line (WWL) and a bit line (BL). The sense amplifier (SA) is connected to the bit line (BL) and the word line (WWL). The circuit is powered by V_{cc} and V_{ss} .




FIG.21




FIG.22




FIG.23




FIG.24

	INITIAL STATE	PROGRAM STATE 1	PROGRAM STATE 2	NON-PROGRAM STATE
PRC1(R1)	Rmax,Rmin	Rmin,Rmax	Rmin,Rmax	(SAME AS INITIAL STATE)
PRC2(R2)	Rmin,Rmin	Rmax,Rmin	Rmin,Rmax	(SAME AS INITIAL STATE)
OUTPUT ϕ_a	"L"	"H"	"H"	(SAME AS INITIAL STATE)
OUTPUT ϕ_b	- (INDETERMINATE)	"L"	"H"	(SAME AS INITIAL STATE)

FIG.25A

PROGRAM DATA READ OPERATION (INITIAL STATE: NON-PROGRAM STATE)




FIG.25B

PROGRAM DATA WRITE OPERATION




FIG.25C

PROGRAM DATA READ OPERATION




FIG.27




FIG.28




FIG.29A




FIG.29B




FIG.31 PRIOR ART




FIG.32 PRIOR ART




FIG.33 PRIOR ART




FIG.34 PRIOR ART

